Abstract-The near-surface stress distribution around Cu through-silicon vias (TSVs) was studied by micro-Raman spectroscopy along with finite-element analysis from room temperature to 100
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induce substantial thermo-mechanical stresses during temperature ramps in fabrication. The TSV-induced stresses can cause undesirable mobility shifts in devices through the piezoresistivity effect [4] , [5] and reliability problems such as copper via pumping and interfacial delamination [6] - [10] . As most devices are located within a fraction of a micron deep from the wafer surfaces, near-surface stresses in Si around TSVs, their resulting carrier mobility change, and TSV-stress aware design are crucial for the successful implementation of 3-D integration. Among several techniques for stress characterization, microRaman spectroscopy appears particularly useful and was recently applied to measure the near-surface local stress distribution in Si around Cu TSVs [11] , [12] . All of the previous Raman measurements have been done, however, at room temperature (RT). Since many ICs such as central processing units of computer cores operate in a temperature range from room temperature up to 80
• C and higher due to heat generated by active device switching and leakage current, a study of stresses around TSVs at elevated temperatures is necessary for complete understanding of Cu-TSV stress evolution. Moreover, temperaturedependent stress characterization provides a useful tool in studying the stress origin as discussed in Section IV-A below.
In this paper, we address this issue by micro-Raman stress measurements along with numerical analyses of the near-surface stress distribution around TSVs to investigate the temperature dependence of stress distribution and further determine the mobility change and keep-out zone (KOZ) at higher temperatures.
II. EXPERIMENTS

A. TSV Structures and Fabrication Process
In this work, Cu TSV arrays were fabricated on 8-inch p-type Si wafers with a 1.28-μm-thick top SiO 2 layer. The wafer resistivity ranges from 6 to 9 Ω · cm. Fig. 1(a) shows the schematic diagram of the cross-section of TSVs after the fabrication process. The diameter (Φ) of the TSVs varied from 5 to 10 μm with a fixed depth of 10 μm. The pitch was set at three times of the corresponding TSV diameter (i.e., for Φ = 10 μm, pitch = 30 μm). The dielectric liner is a conventional plasma-enhanced tetraethyl orthosilicate (PETEOS) liner about 200 nm thick. It was deposited in a plasma-enhanced chemical vapor deposition (PECVD) chamber at temperature < 400
• C using a tetraethyl orthosilicate (TEOS) precursor. A tantalum (Ta) barrier and a Cu seed were sputtered and followed by a super-conformal Cu electroplating (ECP) step to fill the TSV 1530-4388 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. holes completely. After annealing (200 • C, 30 min in N 2 ambient), the Cu overburden was then removed by chemical mechanical polishing (CMP). During the cooling process to RT, Cu TSVs shrank faster than silicon due to its relatively larger CTE, inducing a tensile radial stress and a compressive circumferential stress in the nearby silicon.
The detailed fabrication process steps have been reported by Zhang et al. [13] . Fig. 1(b) represents the optical microscopy plan view of the TSV arrays (Φ = 10 μm) after the CMP step. Fig. 1(c) shows the focused ion beam (FIB) cross-sectional image of the Cu-filled TSV with PETEOS liner. The image reveals that conformal coverage of both liner material and void-free Cu filling were achieved. There are no observable signs of interfacial delamination or Cu debris in the Cu TSV structures. Thus, these samples are suitable for thermo-mechanical stress study. 
B. Raman Measurement Conditions
The theory of Raman in stress measurement and its applications for TSV structures have been developed previously [10] , [14] - [16] and here we only describe the measurement conditions in our experiments.
A LabRAM HR Raman con-focal microscope by Horiba Scientific was used for the Raman measurements. The input laser wavelength used was 442 nm, and the focused laser spot size is about 0.8 μm with a 100× objective lens (NA = 0.9). The laser power on the sample surface was less than 1 mW, so that the heating effect induced by the laser power was negligible and excluded [16] . The penetration depth of the laser is approximately 200 nm into Si in this case. A Linkam PE120-XY heating stage was mounted on the motorized XY stage of the Raman microscope to heat the TSV samples during the Raman measurements. Four temperatures, 23 (RT), 50, 75, and 100
• C were used in this study. Both 8 μm and 10 μm diameters TSVs have been tested by the line scans. The 2-D mapping measurements were set to map a square area (32 × 32 μm 2 ) with one TSV (Φ = 10 μm) inside. For 2-D mapping, the step size is 1 μm in order to be time-efficient, and the mapping was performed at 23
• C and 100 • C only. To extract the stresses from the Si Raman shift, the change of the Si-Si Raman vibration peak position due to stress Δω can be calculated by where ω s is the Si-Si peak position under stress at temperature T , and ω 0 is the reference Si-Si peak position of stress-free bulk Si at the same temperature.
The reference Si-Si peak position at each temperature was measured at a stress-free point on the Si wafer, which is far away from the area with TSV arrays. The reference stress-free Si-Si peak positions measured at each temperature are shown in Table I .
The measured Si Raman peaks were fitted by Lorentzian fitting to determine the peak positions with a resolution of 0.03 cm −1 . Then, the sum of the radial stress σ r and the circumferential stress σ θ can be calculated from a linear relationship between Δω and σ r + σ θ [11] :
In (2), the proportionality factor −470 in front of Δω is a function of the elasticity tensor of Si, and has a very weak temperature dependence, negligible for the temperature range of this work. Therefore, −470 was used for the calculations of all the temperatures in this work.
The main sources of experimental errors are from the thermal and mechanical vibrations of the spectrometer. These errors can be seen in the regions far away from the TSVs, where σ r + σ θ should approach zero. Raman peak positions of the zero-stress reference points were monitored for each scan or mapping. With careful measurements, the error bar of σ r + σ θ in our work is estimated to be ±15 MPa.
III. RESULTS AND DISCUSSION
A. 1-D Line Scan Results
The temperature-dependent near-surface Si σ r + σ θ distribution in the close vicinity of TSVs from Raman measurements is shown in Fig. 3(a) -(c). It was observed that the near-surface stress in Si surrounding the Cu TSV decreased substantially when temperature increased from 23 (RT) to 100
• C. This is expected, as Cu was annealed at 200
• C for 30 min, where Cu grain growth happened and the Cu grains after the growth were almost stress-free. The annealing temperature is therefore the stress-free reference temperature. Cooling from the reference temperature to room temperature introduced the thermal stresses, and raising the temperature towards the reference temperature will reduce them.
In the immediate vicinity of the Si/TSV liner interface, σ r + σ θ is compressive. Along the [110] direction, it decreased from 219 MPa at 23
• C to 80 MPa at 100
• C for Si around a 10-μm-diameter TSV. A similar trend was also observed in Si around an 8-μm-diameter TSV. As there is less Cu volume in smaller Cu TSVs, the stresses are expected to be smaller. As Si is an anisotropic material, the stress along the [100] is different from that along the [110] direction, and is observed to be less than along the [110] direction as shown in Fig. 3(b) . In the σ r + σ θ profiles, tensile stress peaks exist at about 2 μm away from the TSV liner/Si interface, which are from the pre-existing stresses before Cu filling as discussed in Section IV-A. σ r + σ θ is approaching zero when the distance is further than a few microns away from the interface. Fig. 4(a) and (b) illustrate the σ r + σ θ distribution for the same 10-μm-diameter TSV within a square area (32 × 32 μm 2 ) at two different temperatures (23
B. 2-D Mapping Results
• C and 100
• C, respectively) by 2-D Raman mapping. The crystal symmetry and some process non-uniformity can be seen. It reveals that the region of the compressive stress (i.e., the blue region) narrowed down when temperature increased, indicating a decrease of the compressive stress in Si surrounding the Cu TSV, which is in agreement with the 1-D scan results.
IV. STRESS MODELING AND ESTIMATION OF MOBILITY VARIATION
A. Stress Modeling and Simulations
3-D finite element analysis (FEA) was conducted to simulate the stress distributions in Si around TSVs. The structure for simulations consisted of a 10-μm-diameter TSV with a depth of 10 μm in a (100) Si substrate. Due to the axis symmetry nature of the model, only a quarter of the TSV and the surrounding Si needs to be simulated (as shown in Fig. 5) . The conformal top oxide layer, oxide liner and Cu filling in the TSV were also taken into account. The tantalum diffusion barrier layer is 20 nm thick, and can be neglected in the stress simulations [17] . The material physical properties used in the simulations (as shown in Table II ) were set the same as those reported by Tsai et al. [17] . For silicon, anisotropic modulus and Poisson's ratio were used. The reference temperature used was the annealing temperature 200
• C, at which the structure was assumed to be stress-free. A thermal load, i.e., cooling from the reference temperature to the measurement temperature (23 (RT), 50, 75, and 100
• C), was simulated. As a result of cooling, Cu cores contract more than Si due to the larger CTE of Cu. Since Cu was confined in the TSVs, thermo-mechanical stresses were then induced and exerted on the surrounding oxide liner and Si. The radial stress σ r in Si is tensile, and the circumferential stress σ θ is compressive. The stresses, such as σ r , σ θ , σ x , σ y , σ z and the sum of the in-plane stress terms, i.e., σ r + σ θ , in Si substrate can be obtained from the simulation results. Fig. 6 shows the simulation results of σ r + σ θ in comparison with experiment results at the laser penetration depth (0.2 μm) for a 10-μm-diameter TSV along [110] direction at different temperatures (23 (RT), 50, 75, and 100
• C). Compared with the Raman results under the same conditions (same data shown as in Fig. 3(a) ), the FEA results present a similar temperature dependence, which is that the compressive σ r + σ θ close to the TSV decreases as the temperature increases. At the immediate vicinity of the Si/TSV liner interface, the simulated compressive stress along the [110] direction decreased from 245 MPa at 23
• C to 78 MPa at 100
• C (i.e., 68% reduction). The simulation results do not agree with the measurement data in 1 μm < x < 5 μm region, where the Raman measurements show tensile stress peaks around 30 MPa at 23
• C and increasing to around 60 MPa at 100
• C. Our Raman line scan results and FEA simulations with the top oxide layer on Si for the 10-μm-diameter Cu TSV along the [110] direction at RT are consistent with previous work in [16] . A similar tensile stress peak was reported in the previous study [16] , but no explanation was given.
A reasonable explanation we propose here is the pre-existing residual stress in Si around the TSVs before Cu filling. Fig. 7(a) shows the differential values between experiment and simulation results of σ r + σ θ at different temperatures (23 (RT), 50, 75, and 100
• C). From this figure, we can see that within experimental errors, the differential values of stress did not change with temperature, indicating that the pre-existing residual stress is not sensitive to a temperature change in this range. This stress component is significant for the x < 5 μm region, and is negligible (less than 10 MPa) for the x < 5 μm region. It depends on the processing history before Cu via filling. We suspect that this stress is from the liner deposition step. Once this component is taken into account, the simulation results match experiment results very well (shown in Fig. 7(b) ). This agreement verifies the models and material parameters used in the simulations. Fig. 8 illustrates the simulated 2-D σ r + σ θ distribution in an area of 25 × 25 μm 2 with a quarter of the 10-μm-diameter TSV inside at 23
• C, which is also calculated at the laser penetration depth (0.2 μm). It shows a reduction of the blue region with the increase of temperature indicating a decrease in the compressive σ r + σ θ stress in Si, which is consistent with the 2-D Raman mapping results in Fig. 4 . 
B. Mobility Change and KOZ Calculation
Stress impacts on carrier mobilities in Si have been well studied [18] . In 3-D integration of integrated circuits, stress around TSVs can change carrier mobility and thus transistor performance. 30% shift in the saturation drain current (I DSAT ) of nearby transistors has been reported due to TSV induced thermal stresses [19] . This stress-induced performance variability is generally not desired, and a keep-out zone (KOZ) is commonly used in IC layout design to define an area surrounding a TSV where logic cells should not be placed for this consideration.
From the measurement results and discussions above, we can see that the pre-existing stress has a big impact on stress in x < 5 μm range. The sum of the pre-existing stress and the simulated CTE-mismatch-induced stress can fit the experiment data quite well as shown in Fig. 7(b) . It is therefore important to investigate how KOZ is influenced by these stresses. As preexisting stresses are specific to process details and cannot be generalized, here we discuss the impact of the CTE-mismatchinduced stress on KOZ calculation first, assuming there is zero pre-existing stress.
In a cubic coordinate system, carrier mobilities depend on three normal stress components along x, y, and z axis. In this work, the [110] direction was chosen as the x axis. Thus, the mobility change under stress can be calculated using the following equation:
where π l and π t are the piezoresistive coefficients. π l and π t depend on the current flow direction, and the values for n-MOS and p-MOS with a channel direction along 110 direction family are shown in Table III [17] . It shows that the piezoresistance factor decreases by 20% when the temperature changes from 25 • C to 100
• C with the doping concentration below 10 18 cm −3 [20] . This temperature dependence was included in the π l and π t values and the KOZ calculations. In order to compare our work with literature work, the keepout zone (KOZ) is defined as the region with more than 10% change in carrier mobility as in Ref. [17] . Fig. 9 shows the calculated contour plots of the carrier mobility change and the size of KOZ when p-MOS and n-MOS channels are along the x axis (i.e., [110] direction) around a 10-μm-diameter TSV. KOZs are outlined by dash lines in the contour plots. The simulated mobility change maps are consistent with previous work [17] . Although the σ r + σ θ simulations in Fig. 8 show the Si lattice symmetry, where the σ r + σ θ stress along four directions in the 110 direction family are equivalent, the mobility change map has no such symmetry. This is due to that σ r + σ θ is defined in a polar coordinate system, while the mobility change is calculated based on a cubic coordinate system. For example, for a device located on the x axis, σ r + σ θ is the same as a device located on the y axis, but the σ x , σ y , σ z values are different. The mobility change depends on the distance from the TSV, the crystal direction and the temperature. As expected, the KOZs narrowed down with the increase of temperature. p-MOS is shown to have relatively larger KOZs and more sensitive to the stress than n-MOS.
For circuit designers, it is most convenient to incorporate the TSV related stress effect with a design rule change. If we define that d KOZ is the maximum distance from the KOZ edge to the TSV liner/Si interface, then this can be used as the distance within which no transistors should be laid out. The calculated results of d KOZ with a single 10-μm-diameter TSV for p-MOS and n-MOS at 23 (RT) and 100
• C, respectively, are shown in Table IV . These data suggest that KOZ estimation at room temperature is larger than that at operation temperature, and it gives a safe margin during high temperature operation of the IC.
It should be noted that the above mobility change and KOZ calculations are based on CTE-mismatch-stress only without the consideration of the pre-existing stress. For samples, in this study, the pre-existing stress cannot be neglected in the region that is less than 5 μm away from the TSV liner/Si interface. Therefore, d KOZ for p-MOS can be conservatively corrected to 5.2 μm for 23
• C and 5 μm for 100
• C. For n-MOS, the CTEmismatch-stress induced KOZ is very small, and the KOZ is heavily influenced by the pre-existing stress component. Therefore, the origin and the modeling of pre-existing stresses are important in the KOZ determination and should be investigated in the future. The reduction of pre-existing stresses will also help to reduce d KOZ .
V. CONCLUSION
In summary, near-surface stress distribution around Cu TSVs was studied by micro-Raman spectroscopy along with FEA from room temperature to 100
• C. Temperature dependent measurements along with simulations revealed that the stresses near TSVs can have two components: 1) pre-existing stress before Cu deposition, and 2) CTE-mismatch-induced stress. The CTEmismatch-induced stress resulted mobility change and keepout zone (KOZ) at elevated temperatures were also estimated. Based on the piezoresistive coefficients, the boundary of the KOZ can be determined, which is defined as the region with minimum mobility change of 10%. Higher temperatures were shown to reduce the CTE-mismatch-induced stress component, and resulted in the shrinkage of KOZs in Si. The pre-existing stress is shown to be significant in a region equal or larger than the KOZs induced by CTE-mismatch-induced stress only and should be characterized and considered in the KOZ determination and circuit design.
